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Epitaxial SrTiO3 films are deposited by on-axis magnetron sputtering on CeO2-buffered r-cut
sapphire. The ferroelectric films possess low losses ~e.g., tan d’0.001– 0.004 at 300 K! and a large
tunability at small electric fields. Different complex designs for ferroelectric capacities are prepared
via dry etching ranging from standard designs to those in which the ferroelectric material is
restricted to the gap of the capacity. The resulting capacity data can be explained in terms of an
analytic model for parallel capacities. Due to modifications and optimization of the design, the
quality factors for an improved capacity design exceeds the requirement for most applications K
.45 already for extremely small voltages U’18 V, which demonstrates the good properties of the
design in combination with the quality of our ferroelectric films. © 2002 American Institute of
Physics. @DOI: 10.1063/1.1459486#The rapid development of microwave applications in,
among others, communication technology has triggered a
strong demand for frequency tunable resonators and filters
operating in the GHz regime. Thin films of ferroelectrics
such as BaTiO3 , SrTiO3 ~STO! and several others provide
high dielectric constants e and the possibility of tuning since
their e depends on the electric field strength, e5e(E). For
tunable electronic devices and circuits, such films are, there-
fore, used as dielectric material in capacitors ~see Fig. 1!.
Especially, the combination with conductors of extremely
low rf losses like high-TC superconductors ~HTS! seems to
be promising. However, up to the present, the disadvantage
of ferroelectric films is given by ~i! the relatively high dielec-
tric loss, for instance represented by typical values of the loss
tangent of tan d.0.01 for STO films, ~ii! the large voltages
U>100 V necessary for the frequency tuning, and ~iii! the
degradation of either the ferroelectric or HTS film in hybrid
structures. This calls for a careful production control and an
intelligent design of the capacitors. In this work, we demon-
strate that low losses can be obtained in STO films, that
small bias voltages of U,20 V can lead to a considerable
tuning of n’1.6, and that degradation problems in the ce-
ramic components might be avoided by a special design of
the capacity.
250 to 500 nm thick STO films are grown on
CeO2-buffered r-cut sapphire (Al2O3). Sapphire possesses
extremely low microwave losses (tan d’1027 – 1028),
whereas the CeO2-buffer layer ~30 nm thickness! reduces the
lattice mismatch between STO and substrate. Furthermore,
this substrate system has proven to be ideal for the deposi-
tion of high-temperature superconducting films,1 i.e., the
combination of STO with YBa2Cu3O7 for the tunable high-Q
resonators is feasible for this system. The layers are depos-
ited via on-axis magnetron rf sputtering technique. CeO2
growths ~200! oriented with a full width at half maximum of
Dv’0.8° – 1.3°. The structural orientation of STO depends
strongly on gas pressure and substrate temperature during
deposition. At low process pressure and temperature, STO
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temperature TH.840 °C the ~111!-oriented phase starts to
take over. In contrast to STO films on LaAlO3 or sapphire
without buffer, ~100!-oriented STO is not detected in our
films.
The dielectric properties are determined by capacity
measurements at 1 kHz and 1 MHz with a experimental reso-
lution of 1025 pF and 1025 for the capacity and losses, re-
spectively. Reference measurements are executed at 1–4
GHz and confirmed the data obtained at low frequencies. For
the measurements of the tunability, additional voltage con-
tacts are attached to the two-sided electrodes. The dielectric
constant of eSTO (300 K)’200– 250 with a maximum of
eSTO,max’300– 450 at 55–65 K of our STO films are com-
parable to literature data.2–4 The dielectric loss of the STO
layer are very low, i.e., tan dSTO (300 K)’0.002– 0.004 with
a maximum of tan dSTO’0.005– 0.01 at 35–55 K. The losses
are very small compared to typical literature data for STO
films on sapphire5 and comparable to the best values ob-
tained via postannealing treatment of STO on LaAlO3 .4
The aim of this work was to develop and examine dif-
ferent capacity designs in order to improve the tunability of
the capacities especially at low electric voltages. In standard
designs ~see Fig. 1! coplanar electrodes are either positioned
on top of the ferroelectric layer or the electrodes are covered
by the ferroelectric layer. In both cases, the electromagnetic
rf field is not restricted to the gap between the electrodes. As
a consequence, small tuning rates are obtained that lead to
unpractical tuning voltages up to 100 V, and unnecessary rf
losses occur in the covered ferroelectric material.
In our improved capacity designs ~Fig. 1!, the ferroelec-
tric material is restricted to the capacity gap. Therefore, the rf
field is also concentrated between the electrodes. The rf field
in the substrate ~e’10 and tan d,1027! can be neglected.
Two different designs are tested and compared to the stan-
dard design ~Fig. 1!. In both cases, 500 nm thick STO layers
are patterned via optical lithography and IBE in order to
obtain a ferroelectric filling that is restricted to the capacity
gap ~width of the STO striplines ranging between 2 and 10
mm!. Special care is taken to obtain steep edges by etching0 © 2002 American Institute of Physics
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The resulting steepness is about 85°. Subsequently, a metal-
lic layer is deposited onto the STO stripline. The metallic
layer automatically forms the two electrodes plus a top elec-
trode on top of the STO stripline. In order to remove possible
Galvanic contacts between the top electrode and capacity
electrode, the capacity is etched ~IBE: voltage of 88 V! under
a shallow angle of 88°. The resulting conductivity between
the electrodes of the capacity was smaller than 2
31028 V21. Finally, the additional electrode on top of the
STO layer is either removed by lift-off technology @vertical
lift-off capacity ~VLC! design# or kept @vertical capacity
~VC! design# ~see Fig. 1!. In the latter case, the top electrode
creates additional capacities ~see discussion below! and can
be used as a voltage contact for the electronic tuning of the
capacity. Figure 1 shows typical scanning electron micros-
copy images of a vertical capacity. For convenience, the dif-
ferent capacity designs are named planar capacity ~PC!, VC
and VLC, respectively.
Figures 2~a! and 2~b! represent a comparison of the di-
electric properties of the different designs for a gap size of
the capacities is 2 mm. Over the whole temperature regime,
the VC design shows better dielectric properties compared to
the standard design, i.e., larger capacity and lower effective
losses are measured for the VC capacity. In the temperature
regime of 50–77 K, which is of interest for application of
STO in tunable high-TC filters, the capacity is improved by
about 18% whereas the losses are significantly reduced by
about 35% compared to the planar design.
Figure 2~c! represents a comparison of the voltage de-
pendence of the capacity for the different designs. It displays
the tunability n5C(0 V)/C(Udc) for the different types and
gap sizes of the capacities. Whereas the vertical capacities
show a linear voltage dependence at low voltages, PC and
VLC capacities show a nonlinear behavior at low voltages
(Udc,10 V) and a linear behavior at high voltages. The cur-
vature observed for some of the VC capacities at higher volt-
ages indicates a saturation effect, which arises due to small
leaking currents, that reduce the electric field at the capacity
gap at high voltages. The largest tuning rates are obviously
obtained for the smallest gap size, i.e., 2 mm, since the re-
sulting electric field of the tuning voltage is largest for the
smallest gap. However, the difference is smallest for the ver-
tical design. Furthermore, large tuning rates are obtained for
extremely small voltages for the vertical design, e.g.,
FIG. 1. Scanning electron microscopy images of a ‘‘vertical capacity.’’ The
schematic drawings represent the different arrangements of the capacities.Downloaded 15 Dec 2006 to 134.94.122.39. Redistribution subject ton(10 V)51.36 and n(20 V)51.55 for the VC with 2 mm
gap size. The vertical capacities with removed top electrode
~VLC! show a similar behavior as observed for the planar
design. However, the tunability is slightly smaller. The re-
duction of the tunability probably has to be ascribed to the
additional preparation procedure during remove of the top
electrode.
In order to understand the dielectric properties of the
different designs, we analyze the data in terms of a model for
parallel capacities,6 i.e.,
C total5CSTO1Csapphire1Cair , ~1!
neglecting the contribution of the thin CeO2-buffer layer.
The different contributions are
Csapphire5e03esapphire3
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FIG. 2. Temperature dependence of the capacity ~a! and effective loss ~b!
for all three capacitor geometries. The capacity change reflects the change in
e, the gap size is s52 mm, and no bias voltage is applied (Udc50 V). ~c!
Dependence of the tunability n on the applied bias voltage (Udc). ~The
definition of n follows that in Ref. 5!. The gap sizes are indicated, the
measurements are carried out at 70 K. AIP license or copyright, see http://apl.aip.org/apl/copyright.jsp
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is described in terms of a parallel plate capacity:
CSTO,VC5e03eSTO3
helectrode3d
s
. ~5!
Ci characterizes the capacity, e i is the dielectric constant and
hi is the thickness of the different components, s represents
the width of the capacity gap, and d is the width of the
electrodes. The model has been checked via simulation using
the software SONNET and test measurements on planar ca-
pacities on CeO2-buffered Al2O3 .
Figure 3 shows a comparison of the experimental and
theoretical capacities of PC, VC, and VLC with different gap
sizes from 2 to 10 mm. The theoretical predictions are de-
rived from Eqs. ~1!–~5! using literature and experimental
values, respectively, for the dielectric constants of eair51,
esapphire59.6, and eSTO5300. The top electrode leads to an
additional contribution C top to the total capacity of the VC
design. This contribution arises from the two capacities be-
tween each side and top electrode. The experimental data
yield a value of C top’0.15 pF that is in agreement with es-
timations obtained for a parallel plate model with the experi-
mental geometry and Eq. ~5!. The theoretical predictions
show an excellent agreement with the experimental data,
which indicated, ~i! that dielectric constant, which is the ex-
perimentally determined prior to the preparation of the de-
vices, is not degraded during the different steps of the prepa-
ration, and ~ii! that complex arrangements of electrodes with
ferroelectric filling can be described and predicted by the
analytic model of parallel capacities.
Finally, the quality of the tunable capacities has been
checked. For this purpose, a standard quality criterion that
considers tunability, loss and applied voltage can be defined:5
K~U !5A ~n21 !2
n3tan d~0 V!3tan d~Udc!
, ~6!
that provides a figure of merit. Simple considerations dem-
onstrate, that values K(Umax).45 are required for most mi-
crowave applications of tunable capacities.5 In Fig. 4, the
FIG. 3. Experimental data ~data points! and theoretical predictions ~lines! of
the capacity as function of inverted gap size s for PC, VC, and VLC at 70 K.
For the predictions in terms of a parallel capacities model according to Eqs.
~1!–~4! and parallel plate model Eq. ~5! dielectric constants of eair51,
esapphire59.6, and eSTO5300 are used. The additional contribution of the top
electrode is given by C top’0.15 pF.Downloaded 15 Dec 2006 to 134.94.122.39. Redistribution subject toquality factor is shown as function of the applied bias volt-
age for our VC and PC type capacities. For comparison, K
values of representative planar STO capacitors obtained from
literature5,7 are added. The plot demonstrates, that ~i! our
STO films on CeO2-buffered sapphire possess a good quality
~i.e., K.45 is obtained for both designs at relatively low
voltages! and ~ii! that the design shows extremely high qual-
ity at very low voltages ~i.e., K.45 for Udc.18 V!.
In conclusion, STO films were produced by on-axis
magnetron sputtering on CeO2-buffered sapphire. The STO
films show very low losses ~e.g., tan dSTO’0.001– 0.004 at
300 K! and a large tunability at low electric fields. Different
designs of ferroelectric capacities have been tested ranging
from standard designs to vertical designs. The experimental
data can consistently be explained for all designs using an
analytic model for parallel capacities. Sufficiently large qual-
ity factors K.45 are obtained already for voltages U
’18 V for the vertical capacity, which demonstrates the
good properties of the design in combination with the quality
of our STO films. Finally, due to the fact, that the ferroelec-
tric material is restricted to the gap of the capacity, the ver-
tical design might be more suitable for the combination of
STO with HTS material since due to the separation of both
materials the degradation problem should be avoided.
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